Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix. #1252

Merged
merged 3 commits into from
Jan 3, 2025

x86 sse2: fix `_mm_pause` for RISCV systems

6feed7f
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

arm: Rename internal ARM ROL/ROR/LSR/LSL functions with a SIMDE prefix. #1252

x86 sse2: fix `_mm_pause` for RISCV systems
6feed7f
Select commit
Loading
Failed to load commit list.
checkinstall
succeeded Jan 2, 2025 in 20s